Physical Design (PD) Lead

Larsen & Toubroยท Data Centre
Apply Now โ†—
๐Ÿ“ Bengaluru, Karnataka, IndiaFULL TIME
Physical Design

About this role

Location:ย Bangalore, Indiaย | Company:ย LTSCT — L&T Semiconductor Technologies Limited

Reporting To:ย Chandra — Senior Architect, DC HW Systemsย | Experience:ย 10+ years (mandatory)

Role Summary

The Physical Design Lead owns the loop from architecture to silicon realization for the full xPU SiP. You will drive floorplanning, place-and-route, physical verification, timing closure, and signoff across ~800mm² chiplets on TSMC 2nm, acting as the primary bridge between the front-end architecture team and the backend PD organization. This is a hands-on leadership role accountable for delivering manufacturable, timing-clean, power-efficient physical databases for tapeout.

Key Responsibilities

  • Own full-chip and block-level floorplanning strategy for ~800mm² 2nm compute chiplets, including power grid planning, macro placement, and partitioning of dual BFOS arrays, SRAM banks, and NoC planes.
  • Drive place-and-route, clock tree synthesis, and congestion/utilization optimization to meet 2 GHz operating frequency targets.
  • Lead static timing analysis and timing closure across all corners, modes, and PVT conditions, resolving setup/hold, cross-talk, and signal-integrity violations.
  • Own physical verification signoff — DRC, LVS, antenna, ERC, and DFM — and drive clean handoff to the foundry for tapeout.
  • Manage power integrity (IR-drop, EM) and thermal-aware placement for high-density PE arrays operating at datacentre power envelopes.
  • Coordinate chiplet-level physical partitioning with UCIe PHY placement and interposer/advanced-packaging constraints.
  • Define and enforce PD methodology, flows, and QoR metrics; mentor the backend PD team and interface daily with architecture, DFT, and packaging teams.
  • Track schedule, resources, and tapeout readiness, escalating risks and driving cross-functional closure.

Required Skills & Experience

  • 10+ years of hands-on physical design experience with at least one large SoC/chiplet taped out at an advanced node (7nm/5nm/3nm; 2nm exposure strongly preferred).
  • Deep expertise in floorplanning, P&R, and timing closure for multi-million-instance, GHz-class designs.
  • Mastery of industry PD flows and tools (Synopsys Fusion Compiler/ICC2, Cadence Innovus, PrimeTime, StarRC, Calibre/PVS).
  • Strong command of STA concepts — multi-corner multi-mode, OCV/AOCV/POCV, CPPR, and constraint (SDC) development.
  • Hands-on experience with physical verification signoff (DRC/LVS/antenna) and foundry tapeout handoff.
  • Solid understanding of power integrity (IR/EM), low-power design (UPF/CPF, multi-voltage, power gating), and clock architecture.
  • Experience with advanced-packaging and chiplet flows (2.5D/3D, interposers, UCIe PHY integration) is a strong plus.
  • Proficiency in Tcl/Python scripting for flow automation and QoR analysis.
  • Proven ability to lead and mentor backend teams and to bridge architecture-to-implementation.
  • Excellent problem-solving, communication, and cross-functional collaboration skills.

Preferred Qualifications

  • Experience taping out AI accelerator, HPC, or datacentre-class silicon.
  • Exposure to TSMC 2nm (N2) design rules and PDK.
  • Familiarity with HBM controller/PHY physical integration.
  • M.Tech/MS in EE/ECE or equivalent.

Frequently Asked Questions

Is the salary disclosed for the Physical Design (PD) Lead position at Larsen & Toubro?
The salary for this Physical Design (PD) Lead role at Larsen & Toubro is not publicly listed. Click "Apply Now" to learn more about the compensation package on their official careers page.
Where is the Physical Design (PD) Lead position at Larsen & Toubro located?
This Physical Design (PD) Lead role at Larsen & Toubro is based in Bengaluru, Karnataka, India. The position is listed as on-site or hybrid. Check the full job description or apply directly to confirm the work arrangement.
Is the Physical Design (PD) Lead role at Larsen & Toubro full-time or part-time?
This is listed as a FULL TIME position. It is posted as a Physical Design (PD) Lead role in the Data Centre department at Larsen & Toubro.
Which team or department does the Physical Design (PD) Lead at Larsen & Toubro belong to?
This Physical Design (PD) Lead position is part of the Data Centre department at Larsen & Toubro. See the full job description for more information about the team structure and responsibilities.
How do I apply for the Physical Design (PD) Lead position at Larsen & Toubro?
Click the "Apply Now" button on this page. You will be redirected to Larsen & Toubro's official application portal hosted on peoplestrong where you can submit your application directly.
When was the Physical Design (PD) Lead job at Larsen & Toubro posted?
This Physical Design (PD) Lead position at Larsen & Toubro was posted on Aug 27, 2026. Apply as soon as possible โ€” early applications are often reviewed first.
Physical Design (PD) Lead
Larsen & Toubro
Apply for this role โ†—

You'll be redirected to Larsen & Toubro's official application page on peoplestrong.