Memory Layout Design Engineer

broadcom· 4123 LSI India Research & Development Private Limited
Apply Now ↗
📍 IND-Bangalore Electronic City - S1Full time

About this role

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Requirements:
- Minimum 3 years of experience with strong layout knowledge
- Bachelor's degree required.
- Proficiency in using Cadence tools (virtuotso layout, layotu XL, Cadence schematic capture, and verification tools - CALIBRE & Hercules).
- Strong layout knowledge in submicron processes (e.g. 7nm, 5nm, 3nm, 2nm).
- Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus.

Job Description:
- Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout.
- Manage scheduling, timelines, and layout floor-planning.

- Responsible for start to end deliverables with quality within the planned schedule.
- Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the SOC/library team.

Skill Set (Memory):
- Strong experience in Memory layout design and physical verification (LVS, DRC, ERC, Antenna, ElectroMigration) in CMOS processes.
- Experience with Cadence Layout tools (VIRTUOSO XL, VXL, or EXL) and CALIBRE verification tools.
- Proficiency in floor-planning, hierarchy layout, and chip integration.
- Understanding of memory architecture, RC requirement, ability to plan signal and power, based on the layout guidelines
- Knowledge of AI, automation in layout, Script Programming and SKILL Programming is a plus.
- Ability to lead, train junior engineers, and manage projects effectively.
- Good knowledge of memory layout topology; experience with memory compilers is a plus.
- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
- Self-reliant with the ability to work both independently and collaboratively.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Frequently Asked Questions

Is the salary disclosed for the Memory Layout Design Engineer position at broadcom?
The salary for this Memory Layout Design Engineer role at broadcom is not publicly listed. Click "Apply Now" to learn more about the compensation package on their official careers page.
Where is the Memory Layout Design Engineer position at broadcom located?
This Memory Layout Design Engineer role at broadcom is based in IND-Bangalore Electronic City - S1. The position is listed as on-site or hybrid. Check the full job description or apply directly to confirm the work arrangement.
Is the Memory Layout Design Engineer role at broadcom full-time or part-time?
This is listed as a Full time position. It is posted as a Memory Layout Design Engineer role in the 4123 LSI India Research & Development Private Limited department at broadcom.
Which team or department does the Memory Layout Design Engineer at broadcom belong to?
This Memory Layout Design Engineer position is part of the 4123 LSI India Research & Development Private Limited department at broadcom. See the full job description for more information about the team structure and responsibilities.
How do I apply for the Memory Layout Design Engineer position at broadcom?
Click the "Apply Now" button on this page. You will be redirected to broadcom's official application portal hosted on workday where you can submit your application directly.
When was the Memory Layout Design Engineer job at broadcom posted?
This Memory Layout Design Engineer position at broadcom was posted on Sep 10, 2026. Apply as soon as possible — early applications are often reviewed first.
Memory Layout Design Engineer
broadcom
Apply for this role ↗

You'll be redirected to broadcom's official application page on Workday.